1002_DESIGN OF DIGITAL SYSTEMS
Course Period：From2012-02-20 ~ Any Time
Course Intro
Course Plan
-
00_Digital System Design
-
01_Binary Systems
-
02_Boolean Algebra and Logic Gates
-
03_Gate-Level Minimization
-
04_Combinational Logic
-
05_Synchronous Sequential Logic
-
05_Synchronous Sequential Logic
-
06_Registers and Counters
-
07_Memory
-
Digital System Design_grade
-
Final_exam_99-2
-
Future_study
-
Grade-statistics
-
Homework 1
-
Homework 1_ans
-
Homework 2
-
Homework 2_ans
-
Homework 3
-
Homework 3_ans
-
Homework 4
-
Homework 4_ans
-
Homework 5
-
Homework 5_Answer
-
Homework 6-1
-
Homework 6-1_ans
-
Homework 6-2
-
Homework 6-2_ans
-
Homework-QuartusII
-
Introduction to SOC
-
Midterm_exam_99-2
-
QuartusII_tutorial
-
QuartusII_tutorial_v2
-
Sequential-ckt_quartus_example
-
answer_finalexam_100-2
-
answer_finalexam_99-2
-
answer_midterm
-
mid_ans_100-2
-
上課參與
Co-Instructor(s)
謝東佑
謝東佑
Co-Instructor(s)
曾信遠
曾信遠
Related Courses
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|