1022_COMPUTER ARCHITECTURES
Course Period：FromNow ~ Any Time
Course Intro
Course Plan
-
00_CA outline (2014s)
-
01_introduction_posted (2014s)
-
02_Instruction Set Principles_posted (2014s)
-
03_Pipeline (2014s)_posted
-
04-Memory_posted (2014s)
-
05_ILP (2014s)_posted
-
06_Vector Computer and GPU (2014s)
-
HW1 (Pipeline)
-
HW1 (Pipeline)_sol
-
HW2 (Cache)
-
HW2 (Cache)_sol
-
HW3_2001_Microarchitectural innovations_ boosting microprocessor performance beyond semiconductor technology scaling (Proc IEEE)
-
HW4_2001_Requirements, bottlenecks, and good fortune_agents for microprocessor evolution (Proc IEEE)
Co-Instructor(s)
蕭勝夫
蕭勝夫
Co-Instructor(s)
吳柏昇
吳柏昇
Co-Instructor(s)
曹凱翔
曹凱翔
Related Courses
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|