1072_PRACTICAL DIGITAL SYSTEMS DESIGN
Registration：FromNow ~ Any Time
Course Period：From2019-02-19 ~ Any Time
Course Intro
Course Plan
-
00_Overview
-
01_Introduction
-
02-II_Basic Verilog Coding &Combinational Logic
-
02-I_Basic Verilog Coding &Combinational Logic
-
03-II_Workstation-operation-flow
-
03-I_Introduction to Workstation Environment
-
04_Adder designs
-
05_Synopsys Design Compiler Logic Synthesis EDA Tool
-
06_Basic Verilog Coding &Sequential Logic
-
07_Multiplier designs
-
08_RTL Coding Guildlines
-
09_Verification
-
107PDSD期末專題說明
-
20170426_Midterm Examination
-
Covered – Verilog Code Coverage Analyzer
-
Covered
-
HOWEWORK書面報告範例
-
HW-Note
-
HW1-1
-
HW1-1成績(更新)
-
HW1-2
-
HW1-2成績(更新)
-
HW2
-
HW2_成績
-
HW2_參考答案
-
HW3
-
HW3_成績
-
HW4
-
HW4成績
-
Memory
-
PDSD_final_project_tb_v4
-
PDSD_期末成績(更新)
-
Project
-
SUMA180_256X5
-
test_data
Co-Instructor(s)
謝東佑
謝東佑
Co-Instructor(s)
郭華鈞
郭華鈞
Co-Instructor(s)
卜仁
卜仁
Co-Instructor(s)
許家騰
許家騰
Related Courses
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|