1121_PRACTICAL DIGITAL SYSTEMS DESIGN_EE3705
Registration：FromNow ~ Any Time
Course Period：FromNow ~ Any Time
Course Intro
Course Plan
-
00_Overview
-
01_Introduction_20230903
-
02-I_Basic Verilog Coding _Combinational Logic
-
02-II_Basic Verilog Coding _Combinational Logic
-
03_SOC Server Overview
-
03-II_Operation in Workstation
-
Basic Homework Guidelines for PDSD
-
HW1-1
-
20170426_Midterm Examination
-
04_Adder designs
-
112-1 PDSD_midterm answer
-
HW2
-
05_Synopsys Design Compiler Logic Synthesis EDA Tool
-
06_Basic Verilog Coding &Sequential Logic
-
HW3
-
HW4
-
Bonus-HW-1
-
Final_Project_IOTFA
-
07_Multiplier designs
-
08_RTL Coding Guildlines
Co-Instructor(s)
謝東佑
謝東佑
Co-Instructor(s)
陳宗群
陳宗群
Co-Instructor(s)
甄致瑜
甄致瑜
Co-Instructor(s)
鄞振祐
鄞振祐
Co-Instructor(s)
黃悅慈
黃悅慈
Co-Instructor(s)
張鈞詔
張鈞詔
Related Courses
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|