1131_HARDWARE DESCRIPTION LANGUAGES_CSE668
Course Period：FromNow ~ Any Time
Course Intro
Course Plan
-
00_outline and overivew (2024f)
-
02_Verilog behavioral level modeling (2024f)
-
IEEE std 1364-2005 (Verilog HDL)
-
FXP_adder
-
testbench
-
testbench explanationh
-
HW1_modeling an adder in three Verilog levels (2024f)
-
cover page of homework report
-
HDL_HW1_adder (2024f)
-
01_Verilog structural and dataflow modeling (2024f)
-
HW2_pipelined add_sub_multiplier (2024f)
-
HDL_HW2_pipelined add_sub_multiplier (2024f)
-
05_pipelined THUMB CPU (2024f)
-
04_Verilog Codes for Basic Components (2024f)
-
03_logic synthesis and design flow (2024f)
-
02_Verilog behavioral level modeling (2024f)
-
thumb_defs
-
tb_thumb
-
thumb
-
thumb_syn
-
HDL_HW3_pipelined_THUMB (2024f)
-
HW3_ pipelined THUMB CPU (2024f)
-
Appendix A (THUMB)
-
99_1_hdl_midterm exam review
-
07_Verilog 1995 vs 2001 (2024f)
-
06_other Verilog modeling (2024f)
-
HDL_HW4_Sorbel edge_revised (2024f)
-
HW4_color conversion and Sorbel edge operation with line buffer_revised (2024f)
-
HW4作業說明
-
08_Verilog Codes for Advanced Components (2024f)
-
09_VHDL_1_data type (2024f)
-
12_Verilog versus VHDL (2024f)
-
HDL_HW6_Memory tor for CNN Accelerator (2024f)
-
HW6_memory generation for CNN accelerator (2024f)
-
HW5_first two VGG Conv layers (2024f)
-
HDL_HW5_Accelerator for VGG-16 (2024f)
-
11_VHDL_3_component, package, and configuration (2024f)
-
10_VHDL_2_concurrent and sequential (2024f)
-
99_2_hdl_final exam review (2024f)
Co-Instructor(s)
蕭勝夫
蕭勝夫
Co-Instructor(s)
黃宥翔
黃宥翔
Co-Instructor(s)
郭昱
郭昱
Related Courses
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|