1132_PRACTICAL DIGITAL SYSTEMS DESIGN_EE3705
Registration：FromNow ~ Any Time
Course Period：FromNow ~ Any Time
Course Intro
Course Plan
-
00_Overview
-
01_Introduction
-
02-I_Basic Verilog Coding &Combinational Logic
-
02-II_Basic Verilog Coding &Combinational Logic
-
03_SOC Server Overview
-
HW1
-
04_Adder designs
-
05_Synopsys Design Compiler Logic Synthesis EDA Tool
-
HW2
-
06_Basic Verilog Coding &Sequential Logic
-
07_Multiplier designs
-
20170426_Midterm Examination
-
HW3
-
HW4
Co-Instructor(s)
謝東佑
謝東佑
Co-Instructor(s)
黃悅慈
黃悅慈
Co-Instructor(s)
劉威辰
劉威辰
Related Courses
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|