1012_系統晶片設計
報名期間：從 即日起 到 無限期
上課期間：從 2013-02-24 到 無限期
課程介紹
課程安排
-
00_System-on-chip Design
-
01_Introduction
-
02-II_Basic verilog coding for combinational building blocks
-
02-I_Basic verilog coding for combinational building blocks
-
03_Basic Verilog Coding for Sequential Logic
-
04_CPU Design Basics
-
05_Pipelined CPU Design
-
06_ARM Processor Basics-partII
-
06_ARM Processor Basics
-
07_RTL Coding Guildlines
-
08_Verification
-
09_Design for testability (DFT) and reliability
-
Design rule check nLint
-
FunctionallVerification_TransEDA
-
HW-Note
-
HW1-1
-
HW1-2
-
HW1-2_Grade
-
HW1_Grade
-
HW2_Grade
-
HW3
-
HW3_Grade
-
HW4
-
HW4_Grade
-
HW5
-
HW5_Grade
-
Memory Complier
-
Midterm Examination_100-2
-
Midterm Examination_99-2
-
Synopsys Design Compiler Logic Synthesis EDA Tool
-
Workstation-operation-flow
教師 / 謝東佑
教師 / 紀雅修
教師 / 楊 碩
相關課程
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|