1092_實用數位系統設計
報名期間：從 即日起 到 無限期
上課期間：從 即日起 到 無限期
課程介紹
課程安排
-
00_Overview
-
01_Introduction
-
02-I_Basic Verilog Coding &Combinational Logic
-
02-II_Basic Verilog Coding &Combinational Logic
-
03-1_Introduction to Workstation Environment
-
03-II_Workstation-operation-flow
-
04_Adder designs
-
05_Synopsys Design Compiler Logic Synthesis EDA Tool
-
06_Basic Verilog Coding &Sequential Logic
-
07_Multiplier designs
-
08_RTL Coding Guildlines
-
09_Verification
-
20170426_Midterm Examination
-
0519上課說明事項公告
-
Final Project_v6
-
HW1-1
-
HW1-2
-
HW2
-
HW3
-
HW-Note
-
HOWEWORK書面報告範例
-
ICC_example
-
SOC-Server-Overview_v2
-
nWave
-
EX1_File
-
EX2_File
-
EX2_lecture
-
EX3_File
-
Covered – Verilog Code Coverage Analyzer
-
Covered
-
DesignWare操作手冊
教師 / 謝東佑
教師 / 趙偉霽
教師 / 邱翔
教師 / 湯宏杰
教師 / 侯憲璋
相關課程
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|