1092_PRACTICAL DIGITAL SYSTEMS DESIGN
Registration：FromNow ~ Any Time
Course Period：FromNow ~ Any Time
Course Intro
Course Plan
-
00_Overview
-
01_Introduction
-
02-I_Basic Verilog Coding &Combinational Logic
-
02-II_Basic Verilog Coding &Combinational Logic
-
03-1_Introduction to Workstation Environment
-
03-II_Workstation-operation-flow
-
04_Adder designs
-
05_Synopsys Design Compiler Logic Synthesis EDA Tool
-
06_Basic Verilog Coding &Sequential Logic
-
07_Multiplier designs
-
08_RTL Coding Guildlines
-
09_Verification
-
20170426_Midterm Examination
-
0519重要事項紀錄
-
Final Project_v6
-
HW1-1
-
HW1-2
-
HW2
-
HW3
-
HW-Note
-
HOWEWORK書面報告範例
-
ICC_example
-
SOC-Server-Overview_V2
-
nWave
-
EX1_File
-
EX2_File
-
EX2_lecture
-
EX3_File
-
Covered – Verilog Code Coverage Analyzer
-
Covered
-
DesignWare操作手冊
Co-Instructor(s)
謝東佑
謝東佑
Co-Instructor(s)
趙偉霽
趙偉霽
Co-Instructor(s)
邱翔
邱翔
Co-Instructor(s)
湯宏杰
湯宏杰
Co-Instructor(s)
侯憲璋
侯憲璋
Related Courses
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|