1101_SYSTEM-ON-CHIP TESTING
Registration：FromNow ~ Any Time
Course Period：FromNow ~ Any Time
Course Intro
Course Plan
-
00_Overview
-
01_Introduction
-
02_Faul model
-
03_Faul simulation
-
03-1_Introduction to Workstation Environment
-
04_Test generation
-
04_Test generation_animation
-
05_Testability Analysis
-
05_Testability Analysis_animation
-
06_Design for testability
-
07_BIST
-
08_Memory testing
-
目前加分狀況
-
Homework1
-
Homework2
-
Homework3
-
Homework4
-
Homework5
-
加分說明
-
EX1_files
-
EX1_Fault simulation_new
-
EX2_files
-
EX2_ATPG
-
EX3_files
-
EX3_Scan-InsertionATPG
-
Homework1_sol
-
Homework2_sol
-
HW3_sol
-
HW4_sol
-
Homework5_sol
-
Zuvio_sol_v2
-
Mentimeter_ATE_20211217
-
Midterm Examination_ref
-
期中參考解答
-
Final Examination_ref
-
成績確認
Co-Instructor(s)
謝東佑
謝東佑
Co-Instructor(s)
邱翔
邱翔
Co-Instructor(s)
崔堡崴
崔堡崴
Co-Instructor(s)
許嘉益
許嘉益
Related Courses
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|