1122_實用數位系統設計_EE3705
上課期間：從 即日起 到 無限期
課程介紹
課程安排
-
00_Overview
-
01_Introduction
-
02-I_Basic Verilog Coding &Combinational Logic
-
02-II_Basic Verilog Coding &Combinational Logic
-
03_SOC Overview
-
PDSD作業基本注意事項
-
HW1-1
-
04_Adder designs
-
HW1-2
-
20170426_Midterm Examination
-
05_Synopsys Design Compiler Logic Synthesis EDA Tool
-
HW2
-
06_Basic Verilog Coding &Sequential Logic
-
HW3
-
期末專題_題目說明
-
07_Multiplier designs
-
08_RTL Coding Guildlines
-
09_AI Accelerator Design for Intelligent Image Processing (I) - Fundamentals, Opportunities, and Challenges
-
10_AI Accelerator Design for Intelligent Image Processing (II) - Model Quantization
-
11_Workshop_Dynamic fixed-point quantization
-
12_AI Accelerator Design for Intelligent Image Processing (III) - Computational Sparsity
教師 / 謝東佑
教師 / 鄞振祐
教師 / 鄭育玟
教師 / 徐敬昕
教師 / 劉威辰
教師 / 黃悅慈
相關課程
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|
|
|
||||||
|